ABSTRACT This paper presented the optimal minimax and weighted least squares (WLS) methods for designing digital finite impulse response (FIR) filters to reduce the aliasing errors generated by the non-ideality of analog filters and mixers in bandwidth interleaving digital-to-analog converter (BI-DAC). To satisfy the given expected spurious free dynamic range (SFDR), we formulated these optimal designs of digital FIR filters in BI-DAC as a convex optimization problem-second-order cone programming (SOCP) that allowed the linear equality and convex quadratic inequality constraints including the magnitude flatness and the peak aliasing errors constraints to be merged. Furthermore, we derived the computational complexity of our presented optimal design. Several design examples were given to evaluate the performance of our presented unconstrained and constrained minimax and WLS designs using SOCP including their effectiveness and computational complexity. The simulation results showed that, in our presented unconstrained minimax and WLS designs using SOCP, the maximum distortion errors were all around 0.02 dB. The maximum aliasing errors were−73.9 and −80.5 dB, which satisfied the expected SFDR of a 12-bit BI-DAC system. In addition, we analyzed the influence of different values of the nonnegative weighting function on our presented unconstrained minimax and WLS designs using SOCP, and we found that there was a tradeoff among the nonnegative weighting function's value, and the distortion and aliasing errors. Moreover, when the constraints were imposed in our presented constrained minimax and WLS designs using SOCP in the selected frequency bands, the distortion errors were equal to zero and the aliasing errors were reduced below −110 dB, but the expense was that the larger distortion and aliasing errors achieved out of these selected frequency bands. Finally, we gave the computational complexity comparisons among our presented unconstrained and constrained minimax and WLS design using SOCP, we also compared the influence of the digital FIR filters' length on our presented designs' worst-case passband ripple and stopband roll-off, and we found that there was a tradeoff among the digital FIR filters' length, the passband ripple, the stopband roll-off, the computational complexity, and the actual hardware cost.
I. INTRODUCTION
Digital-to-analog converter (DAC) [1] is the key component of software defined radio (SDR) such as communication and radar systems [2] . As one of important specifications of DAC, the output bandwidth of DAC limits that of the SDR system. To achieve high bandwidth output in the SDR system, Time interleaving (TI) method [3] , [4] , with paralleling multiple sub-DACs, was proposed to increase the sampling rate for achieve high output bandwidth in TI-DAC, but the output bandwidth of TI-DAC was still limited by the zero-hold (ZOH) characteristic of each sub-DAC.
Bandwidth interleaving (BI) DAC [5] - [11] , not affected by the ZOH characteristic of each sub-DAC, could be also used as the other method to break through the DAC output bandwidth limitation such that the available signal bandwidth can be increased. Fig.1 shows an architecture of BI-DAC with M sub-DACs, the bandwidth of the BI-DAC analog wideband output y (t) is increased M times each sub-DAC output bandwidth. Nevertheless, various different errors existed in BI-DAC including time delay error because of the length difference between different sub-channels, phase offset caused by the local oscillator signal nonzero initial phase, and all aliasing errors generated from the non-ideality of analog filters and mixers. The BI-DAC analog output y (t) can be deteriorated because of these errors. Therefore, it is very important for BI-DAC to reduce these errors. In [5] , time delay error and phase offset were simultaneously estimated based on the auto-power spectrum of the wideband output of BI-DAC, and then these two errors were simultaneously reduced using digital predistortion (DPD) technique. In [6] , the aliasing errors generated from the non-ideality of analog mixers in BI-DAC, were reduced by DPD technique.However, how to reduce the aliasing errors generated from the non-ideality of analog filters in BI-DAC did not be described in [6] . The calibration matrix [7] and the additional digital filters [8] were, respectively, used to reduce the aliasing errors generated from the non-ideality of analog filters in BI-DAC, but the computational demands and the realization complexity were all increased.
We can know from [11] , in a BI-DAC with M sub-DACs shown in Fig.1 , digital finite impulse response (FIR) filters F m (z) , m = 1, . . . , M can be designed using different optimal methods for reducing the aliasing errors generated from the non-ideality of analog mixers and filters. In [11] , all aliasing errors reduction were achieved by the optimal design of digital FIR filters in minimax sense utilizing linear programming (LP) in BI-DAC. As the contrary structure of BI-DAC, in BI analog-to-digital converter (ADC), biconjugate gradient stabilized algorithm was used to design digital FIR filters to reduce the aliasing errors generated from the non-ideality of analog mixers and filters [12] . It is common knowledge that, whether in BI-DAC or BI-ADC, if we fix and design one of the digital and analog filters bank at first, the other filters bank can be designed using different optimization methods. Consequently, the optimal design in BI-ADC, which was proposed in [12] , is suitable for BI-DAC as well. Whereas we can know from [11] that, comparing with the optimal minimax design proposed in [11] , the optimal design in [12] achieved worse aliasing errors reduction and larger computational complexity.
Except in BI-DAC or BI-ADC, the optimal design of digital infinite impulse response (IIR) and FIR filters had been made active research in other research areas [13] - [20] . In [15] , a complicated-guided weighted least squares (WLS) method was presented to design the variable fractional-delay (VFD) FIR filters. In [17] , all pass digital VFD filters were designed for minimizing the largest absolute phase error by utilizing an iterative WLS method. In [20] , a high-accuracy low-complexity digital VFD filters were designed for minimizing the largest absolute error of the digital VFD filter's variable frequency response (VFR) in minimax sense utilizing a simple LP technique. The former WLS design could achieve a lower total error energy of VFR, while the latter minimax design had lower computational complexity.
In comparison with LP which is a conventional optimization problem [20] , [21] , second-order cone programming (SOCP) [22] - [26] , which is a convex optimization problem, can allow some different constraints to be merged. Therefore, SOCP has been widely used for the optimal designs of digital IIR and FIR filters. In [25] , an optimal minimax design of digital IIR filters was proposed by utilizing an iterative SOCP. Additionally, in [26] , a minimax design of even-order digital FIR VFD filters was presented for minimizing the VFR's peak error utilizing SOCP. In these different papers, all of their authors did not be taken into count for the realization of the optimal design of digital FIR filters in BI-DAC. While these paper still had their own advantages so that they were of reference significance for the research about different optimal designs in BI-DAC.
The principle objective of this paper was to present efficient minimax and WLS methods for designing the digital FIR filters such that all aliasing errors could be reduced in BI-DAC. We firstly opted Butterworth filters as the analog low pass and bandpass filters that were utilized to eliminate the images of each sub-DAC's output and the unwanted sidebands generated from an analog up-conversion, respectively. And then we opted digital FIR filters to split the digital broadband input signal of BI-DAC into multiple digital sub-band signals. The optimal design of digital FIR filters in minimax sense and WLS error sense, were formulated as an SOCP problem that could be effectively utilized to calculate the optimum coefficients vector of these digital FIR filters. Further, SOCP allows the linear equality and convex quadratic inequality constraints to be incorporated in our presented minimax and WLS designs. Therefore, our presented optimal design using SOCP can provide greater flexibility in design goals including these design constraints such as the magnitude flatness on the BI-DAC output and the peak restrictions on the aliasing errors constraints. The minimax and WLS designs using SOCP with or without constraints are of much importance for the optimal design of digital FIR filters since the aliasing errors can be reduced lower than a given level such that the accuracy of BI-DAC in terms of spurious free dynamic range (SFDR) can be easily controlled. It can be known from [11] that, SFDR is defined as the ratio of the root mean square (RMS) amplitude of the largest signal component to the RMS value of the next-largest distortion component, and it is an important measurement of the DAC accuracy [27] .
In summary, our main contributions are listed as follows:
(1) In the particular context of BI-DAC, the optimal minimax and WLS designs of digital FIR filters using SOCP were presented to reduce all aliasing errors generated from the non-ideality of analog mixers and filters. (2) The description of minimax and WLS designs using SOCP with or without the linear equality and convex quadratic inequality constraints was presented in detail. Additionally, we deduced the computational complexity of our presented minimax and WLS designs using SOCP with or without the linear equality and convex quadratic inequality constraints. (3) Multiple design examples were, respectively, used to verify the performance of our presented optimal design such as the effectiveness of the unconstrained and constrained minimax and WLS designs using SOCP, and the influence of different values of the nonnegative weighting function on our presented unconstrained minimax and WLS design using SOCP. Further, we compared the computational complexity among our presented unconstrained and constrained minimax and WLS design using SOCP, the optimal designs in [11] and [12] . Finally, we verified the influence of the digital FIR length on the worst-case passband ripple and stopband roll-off of our presented unconstrained minimax and WLS design using SOCP, the optimal designs in [11] and [12] . The simulation results showed that, our presented optimal designs were more effective for the aliasing errors reduction than the optimal designs in [11] and [12] , and there was a tradeoff among the nonnegative weighting function's value, the distortion and aliasing errors or among the digital FIR filters' length, the passband ripple, the stopband roll-off, the computational complexity and the actual hardware cost.
II. ACTUAL TRANSFER FUNCTION OF BANDWIDTH INTERLEAVING DIGITAL-TO-ANALOG CONVERTER
The idea of BI-DAC is to digitally split a digital broadband input into several digital sub-band signals and complete the digital down-conversion, and then perform the digital-to-analog conversion in different lower-bandwidth sub-DACs. These sub-DACs' outputs are then up-converted and yielded together to obtain an analog wideband output signal. Fig.1 shows an architecture of a BI-DAC with M subDACs, where the bandwidth and the sampling rate of the BI-DAC system are, respectively, assumed to be (z) . Then, the images in x m (t) and the unwanted sidebands introduced by the analog up-conversion are, respectively, eliminated using the mth analog LPF H alm (s) and the mth analog bandpass filter (BPF) H abm (s). So the frequency response of the mth sub-channel analog output y m (t) can be written as
where H alm (j ) and H abm (j ) are the frequency response of H alm (s) and H abm (s). As mentioned in [11] , the analog wideband signal y (t) can be yielded by summing all of the sub-channel output y m (t) , m = 1, . . . , M , that is described in the frequency domain as
where Y (j ) denotes the frequency response of y (t), and
is the actual transfer function of this BI-DAC with M sub-DACs, which can be written as follow
III. MINIMAX AND WLS DESIGN OF DIGITAL FIR FILTER USING SOCP
In this section, we firstly decompose the optimal design of digital FIR filters into a pair of separate optimal designs (minimax and WLS designs) that can be easily solved using SOCP. Then, the linear equality and convex quadratic inequality constraints are merged into the minimax and WLS designs using SOCP to meet some requirements. Ultimately, we deduce the computational complexity of our presented minimax and WLS designs using SOCP.
A. MINIMAX AND WLS DESIGNS USING SOCP
Due to the advantages of Butterworth filters as described in [11] , we also opt second-order Butterworth filters as analog LPFs and BPFs which are, respectively, utilized to eliminate the images of each sub-DAC output and the unwanted sidebands generated from an analog up-conversion. For easy understanding of the optimal design formulation, we begin from the ideal and actual transfer functions of this BI-DAC with M sub-DACs with the terms k = 0, .., M − 1. Where, T 0 (j ) represents the distortion function denoting the magnitude gain and group delay of this BI-DAC with M sub-DACs, T k (j ) , k = 1, . . . , M − 1 represents the aliasing functions denoting the shifted and unwanted editions of digital wideband input which must perfectly be eliminated, and (3) can be rewritten as
Consequently, the analog wideband output signal Y (j ) is a hybrid of the frequency-shifting editions of the digital broadband input signalX e jω 1 . Additionally, we can know from [11] that, when all of analog filters and mixers are ideal in BI-DAC, the ideal transfer function of this M-channel BI-DAC can be written as
where c and d are, respectively, a nonzero constant and the delay parameter of this BI-DAC with M sub-DACs. As a result, the approximation error can be obtained from the difference between (4) and (6) as
In this BI-DAC with M sub-DACs, if all of analog mixers, analog LPFs and BPFs are ideal, an ideal analog wideband output signal Y (j ) without the aliasing errors will be obtained, namely, e k ( ) = 0 for k = 1, . . . , M − 1. Otherwise the aliasing errors will be generated from the non-ideality of analog mixers, analog LPFs and BPFs. To reduce these aliasing errors, we should minimize the approximation error e k ( ) by using the optimal design of digital FIR filters.
The mth digital FIR filter F m (z) is assumed to be an N -tap FIR filter, its z − transform is shown as [11] 
such that we obtain
where f m (n) , n = 0, . . . , N − 1 are the coefficients of the mh digital FIR filter which should be computed, and
Using this digital FIR filter, the actual transfer function of this BI-DAC with M sub-DACs can be rewritten as
where
Here, Re {•} and Im {•} can be, respectively, used to return the real and imaginary components of a complex number or a vector. According to the aforementioned derivations, the approximation error can be rewritten as
To reduce all aliasing errors generated from the non-ideality of analog mixers and filters, we should make the approximation error e k ( ) , k = 0, . . . , M − 1 approximate zero in minimax sense, and the minimax problem is solved as follow
where W k ( ) is a nonnegative weighting function that is used to specify the relative significance between the distortion error and the aliasing errors, I is the largest output bandwidth of this BI-DAC with M sub-DACs and I = 0, π T . The objective in (15) can be written as follows
where • 2 denotes the two-or Euclidean norm of a vector, and
Consequently, the minimax problem in (15) can be reformulated as
Here, δ is used to calculate the optimum coefficients in f according to the constraint condition. In I = 0, π T , we discretize the continuous frequency variable into a serried cluster of frequency points
P L is the number of the discretized frequency point i . i is uniformly distributes in the frequency band I . Therefore, the con-
. Then, (18) is recast as a SOCP problem, which can be solved using a standard SOCP solver as follows
2) WLS DESIGN USING SOCP
In addition to the minimax design, the optimum coefficients vector f can be found by minimizing the sum of all weighted squared approximation errors' integrals
Expanding (20), we obtain
and then (21) can also be rewritten as
The WLS design (22) It well known that, the effective software SeDuMi [28] can be used to solve (19) and (24) , which utilizes a primal-dual interior-point algorithm called centering-predictor-corrector method.
As mentioned in Section I, SFDR is used to evaluate the performance of each sub-DAC in BI-DAC, and the expected SFDR can be computed as [11] SFDR (dB) = 6.02 × SFDR bits (25) where SFDR bits is the resolution of BI-DAC. For a given SFDR bits in BI-DAC, our presented minimax and WLS design using SOCP is used to reduce the distortion error to 0 dB and the aliasing errors lower than the expected SFDR.
B. PRESENTED OPTIMAL DESIGN WITH CONSTRAINTS 1) LINEAR EQUALITY CONSTRAINTS
At certain frequency points of a low-frequency band, the magnitude flatness of the distortion function is sometimes desirable, which can be formulated as a linear equality constraint in our presented minimax and WLS designs using SOCP.
The relationship between the derivatives of the frequency response of our presented minimax and WLS design using SOCP and its ideal counterparts is considered as follows
It can be known from (18) 
which can be also rewritten as
It can be known that, the linear equality constraints described in (28) , can be easily merged in our presented minimax and WLS design using SOCP such that the desirable magnitude flatness is achieved in the low-frequency band. However, comparing with the minimax and WLS design without these constraints, a larger distortion error may be obtained out of this low-frequency band.
2) CONVEX QUADRATIC INEQUALITY CONSTRAINTS
Except for the constraints described in Section III-B-1), the convex quadratic inequality constraints can also be readily incorporated in our presented minimax and WLS designs using SOCP.
To illustrate the convex quadratic inequality constraints, a specified aliasing error constraint is imposed for satisfying a expected SFDR which ca be obtained from (25) . Assuming that the expected peaking aliasing error A peak is imposing in the frequency band ∈ [ s1 , s2 ], the peak aliasing error constraint is written as
Similar to the minimax design using SOCP, this constraint can be rewritten as
. The constraints on the peak ripples which is obtained from discretizing (30), are extended to the actual constraints in (19) and (24) for our presented minimax and WLS designs using SOCP as a cluster of SOCP constraints, respectively. Imposing the convex quadratic inequality constraints in the frequency band [ s1 , s2 ], the aliasing errors can be lower than a expected SFDR. However, a larger aliasing errors may be obtained out of the frequency band [ s1 , s2 ].
C. COMPUTATIONAL COMPLEXITY
It is well known that, the computational complexity of the addition and subtraction between two N × N matrices can be regarded as a linear parallel operation with O (N ), the multiplication of the L × M and M × N matrices is O (LMN ), the inverse of a M × M matrix is O M 3 . According these above knowledge, the computational complexity of the optimal designs in [11] and [12] 
where N D1 and N D2 are, respectively, the iterations times of the optimal designs in [11] and [12] .
In contrast to the optimal designs in [11] and [12] , the computational complexity of our presented minimax and WLS designs using SOCP with or without the linear equality and convex quadratic inequality constraints, are deduced as list below (1) The minimax and WLS designs using SOCP without the linear equality and convex quadratic inequality con-
where N D3 and N D4 denote, respectively, the number of iterations of the minimax and WLS design using SOCP without these constraints. (2) The minimax and WLS designs using SOCP with the linear equality and convex quadratic inequality constraints are, respectively,
, wh-ere N D5 and N D6 denote the iterations times of the minimax and WLS design using SOCP with these constraints,respectively. N∩ d and N denote, respectively, the number of all discretized frequency points in the selected frequency band used by the minimax and WLS designs using SOCP with the linear equality and convex quadratic inequality constraints. According to the aforementioned computational complexity, we think that the computational complexity of our presented minimax and WLS designs using SOCP are lower than that of the optimal design in [12] , but larger than that of the optimal design in [11] , and whether with or without constraints, our presented minimax design using SOCP has lower computational complexity than our presented WLS design using SOCP. Further, the computational complexity of our presented unconstrained minimax design using SOCP are lower than this design with constraints, as same as the comparison between our presented unconstrained and constrained WLS designs using SOCP.
N -the length of digital FIR filters in BI-DAC, is an important parameter which is used to determine the performance of BI-DAC. It is common knowledge that, with N increasing, a lower distortion error deviation and a larger aliasing errors attenuation can be achieved, but at an expense of larger computational complexity and higher actual hardware cost.
IV. DESIGN PERFORMANCE VERIFICATION AND ANALYSIS
In this section, several design examples of BI-DAC are given for verifying the performance of our presented unconstrained and constrained minimax and WLS designs using SOCP. The minimax and WLS designs using SOCP without constraints, the unconstrained minimax and WLS designs using SOCP with different values of the nonnegative weighting function, the minimax and WLS design using SOCP with the linear equality and convex quadratic inequality constraints, are both considered. Except as otherwise noted, in all of our presented BI-DAC design examples, the number of the discretized frequency points P L , the length of digital FIR filter N , the delay parameter d,and the scale factor c, are set to 100, 60, 25 and 1, respectively.
A. EFFECTIVENESS ANALYSIS 1) EXAMPLE 1: MINIMAX AND WLS DESIGNS USING SOCP WITHOUT CONSTRAINTS
In this design example of BI-DAC, the sub-channel number M , the resolution SFDR bits and the sampling rate f s are, respectively, set to 4, 12-bit and 1 T . SFDR bits is only used for calculating the expected SFDR of BI-DAC such that it can be set to any value and do not have any influence on the simulation results.
According to (25) , the expected SFDR of BI-DAC in this design example, is 12 × 6.02 = 72.24dB. As a result, the aliasing errors must be reduced lower than −72.24 dB. Then, the minimax and WLS designs using SOCP without constraints were all considered, and we opted second-order Butterworth filters as analog LPFs and BPFs in this design example. Further, the nonnegative weighting function W k ( ) were set as follows
To evaluate the effectiveness of our presented minimax and WLS designs using SOCP without constraints, the optimal designs in [11] and [12] were carried for comparison. Fig.2 shows the frequency responses of these four different optimal design in this design example of BI-DAC. As shown in Fig.2(a) , in
, the maximum distortion error of our presented minimax and WLS designs using SOCP without constraints, and the optimal design in [11] were all approximately 0.02 dB, but the optimal design in [12] achieved a larger distortion error that was approximately 0.05 dB. As shown in Fig.2(b) , the aliasing errors of our presented minimax and WLS designs using SOCP without constraints ranged, respectively, from −73.9 dB to-108.8 dB and from −80.5 dB to −120.1 dB. These aliasing errors were suppressed lower than −72.24 dB in ∈ [0,
π T ] such that they all satisfied the expected SFDR. In contrast, in ∈ [0, π T ], the maximum aliasing errors of the optimal designs in [11] and [12] were −62.9 dB and −50.6 dB, respectively. They all could not satisfy the expected SFDR. Therefore, the relationship among the effectiveness of these four optimal designs for the aliasing errors reduction, could be sorted from the best to the worst as
Namely, our presented minimax and WLS designs using SOCP without constraints can achieve better aliasing errors reduction than the optimal designs in [11] and [12] . Additionally, the WLS design using SOCP without constraints has a better aliasing errors reduction than the minimax design using SOCP without constraints.
2) EXAMPLE 2: UNCONSTRAINED MINIMAX AND WLS DESIGNS USING SOCP WITH DIFFERENT VALUES OF NONNEGATIVE WEIGHTING FUNCTIONS
To evaluate the influence of the nonnegative weighting functions W k ( ) , k = 0, 1, 2, 3 on our presented optimal designs, the unconstrained minimax and WLS designs using SOCP with different values of W k ( ) , k = 0, 1, 2, 3 are all considered in a four-channel 12-bit BI-DAC system, where Further, the other configurations in Example 2 are identical with these in Example 1. The frequency responses of the unconstrained minimax and WLS designs using SOCP with different values of the nonnegative weighting functions are, respectively, shown in Fig.3 and Fig.4 . It could be seen from Fig.3(a) and Fig.4(a) , except in the unconstrained minimax design using SOCP with W k ( ) = 10 4 , k = 0, 1, 2, 3, the maximum distortion errors were almost unchanged when the value of W k ( ) , k = 0, 1, 2, 3 increased in the unconstrained minimax and WLS designs using SOCP and they were all approximately 0.02 dB. Further, when W k ( ) , k = 0, 1, 2, 3 increased to 10 4 in the unconstrained minimax design using SOCP, the maximum distortion error also increased to 0.04 dB. We could know from Fig.3(b) and Fig.4(b) that, the aliasing errors could be, respectively, reduced below −73 dB and −80 dB in the unconstrained minimax and WLS designs using SOCP. Additionally, in these designs,the aliasing errors became lower and lower when the value of W k ( ) , k = 0, 1, 2, 3 increased. However, from Table 1 which shows the maximum distortion and aliasing errors in the unconstrained minimax and WLS designs using SOCP, we found that, the distortion errors kept almost unchanged when W k ( ) , k = 0, 1, 2, 3 in the unconstrained minimax and WLS designs using SOCP increased from 1 to 10 3 and from 1 to 10 4 , respectively. When W k ( ) , k = 0, 1, 2, 3 were, respectively, larger than 10 3 and 10 4 in the unconstrained minimax and WLS designs using SOCP, all of the maximum distortion errors became larger and larger with the value of W k ( ) , k = 0, 1, 2, 3 increasing, and the difference between two adjacent maximum distortion errors also became larger. Moreover, the aliasing errors in these two designs still became lower and lower with the value of W k ( ) , k = 0, 1, 2, 3 increasing, while unlike the situation about the maximum distortion errors, the difference between two adjacent maximum aliasing errors was becoming smaller and smaller.
In conclusion, there is a tradeoff among the value of W k ( ) , k = 0, 1, 2, 3, the distortion error and the aliasing errors. Additionally, it can be known from Fig.3, Fig.4 and Table 1 that, no matter what value W k ( ) , k = 0, 1, 2, 3 increased to, the unconstrained WLS design using SOCP could still achieve better aliasing errors reduction than the unconstrained minimax design using SOCP.
3) EXAMPLE 3: MINIMAX AND WLS DESIGNS USING SOCP WITH LINEAR EQUALITY AND CONVEX QUADRATIC INEQUALITY CONSTRAINTS
In this design example of BI-DAC, the configurations are identical with these in Example 1. Further, the linear equality and convex quadratic inequality constraints are incorporated in our presented minimax and WLS designs using SOCP, which can be described as follows (1) To obtain a low distortion error in a low-frequency band, a first-order (P∩ T π]. Nevertheless, comparing with the unconstrained minimax and WLS designs using SOCP in Example 1, the linear equality constraints in these two designs was satisfied, while the expense was that larger maximum distortion errors were achieved out of the selected frequency band [0, 0.1
T π], which was the same as the description in Section III-B-1). From Fig.5(b) , we could see that, in the minimax and WLS designs using SOCP with the convex quadratic inequality constraints, all of the aliasing errors were reduced below −110 dB in the selected frequency bands [0, this selected frequency band, the constrained minimax design using SOCP had larger aliasing errors than the constrained WLS design using SOCP. Additionally, in the constrained minimax and WLS designs using SOCP, lower aliasing errors were achieved with the bandwidth of the selected frequency band decreasing, but larger aliasing errors were obtained out of this selected frequency band.
From this design example, we know that, there is a tradeoff between the bandwidth of the selected frequency band, the peak aliasing errors and the aliasing errors reduction. In addition, it demonstrates that our presented minimax and WLS designs using SOCP offer more flexibility in aliasing errors reduction than the optimal designs in [11] and [12] .
B. COMPUTATIONAL COMPLEXITY ANALYSIS
Computational complexity, as one of the important specifications of the optimal design of digital FIR filters, is usually used to evaluate the performance of the optimal design. In this section, we compared the computational complexity among our presented unconstrained and constrained minimax and WLS designs using SOCP, the optimal designs in [11] and [12] 6 shows the comparisons among the computational complexity of these six optimal designs with different number of sub-channels when N = 60 and with different length of digital FIR filters when M = 4. It can be seen from Fig.6(a) that, the relationship among the computational complexity of these six optimal designs was sorted from the largest to the lowest as
(35) Additionally, the computational complexity of these six optimal designs raised as number of sub-channels increased, and the computational complexity of the optimal design in [12] , our presented unconstrained and constrained minimax and WLS designs using SOCP, were rising faster than the optimal design in [11] . From Fig.6(b) , one could be seen that the relationship among these six optimal designs could also be described as same as that in (35). Further, the computational complexity of these six optimal designs raised with the length of digital FIR filters increasing. Specially, the computational complexity of the unconstrained and constrained WLS designs using SOCP, were rising faster than that of another five optimal designs.
Above all, the computational complexity comparisons among these six optimal designs, shown in Fig.6(a) and (b), were the same as the description in Section III-C.
C. DIGITAL FIR FILTER LENGTH ANALYSIS
From Section III-C, we know that, N -the length of digital FIR filters in BI-DAC, is an important parameter which determines the performance of BI-DAC. In order to illustrate the influence of the digital FIR length N on our presented optimal designs, the constrained and unconstrained miniman and WLS designs using SOCP are all considered, where the Table 2 summarizes the worst-case passband ripple ε d and stopband roll-off ε a of our presented constrained and unconstrained minimax and WLS designs using SOCP and the optimal designs in [11] and [12] , respectively. It could be seen from Table 2 that, with the digital FIR length N increasing, ε d and ε a of these six optimal designs became lower and lower. However, a longer digital FIR filter length N required much higher actual hardware cost. Moreover, it can be known from Section IV-C, the computational complexity of these four optimal designs became larger and larger with the digital FIR filter's length N increasing. These simulation results were identical with the description in Section III-C. Therefore, there is a tradeoff among the digital FIR filters' length N , the passband ripple, the stopband roll-off, the computational complexity and the actual hardware cost.
V. CONCLUSION
In this paper, we presented the optimal minimax and WLS designs of digital FIR filters using SOCP for the aliasing errors reduction in BI-DAC. The SOCP formulation is a convex optimization problem, which allows the linear equality and convex quadratic inequality constraints such as the magnitude flatness and the peaking aliasing error constraints to be incorporated in the distortion function and the aliasing functions, respectively. Several design examples had been used to illustrate the performance of our presented unconstrained and constrained minimax and WLS designs of digital FIR filters using SOCP. The simulation results showed that, our presented unconstrained minimax and WLS designs using SOCP could achieve satisfactory results which satisfied the expected SFDR in a 12-bit BI-DAC,and there was a tradeoff among the distortion error, the aliasing errors and the value of the nonnegative weighting function. At an expense of larger computational complexity, in the selected frequency band, our presented constrained minimax design using SOCP almost has the same distortion and aliasing errors as the constrained WLS design using SOCP, but out of this selected frequency band, this constrained minimax design has larger distortion and aliasing errors than the constrained WLS design using SOCP. Moreover, our presented constrained and unconstrained minimax design using SOCP had lower computational complexity than our presented constrained and unconstrained WLS design using SOCP, and our presented unconstrained optimal design also had lower computational complexity than our presented constrained optimal design. Ultimately, there was a tradeoff among the digital FIR length, the distortion and aliasing errors, the computational complexity and the actual hardware cost. In a word, our presented unconstrained and constrained WLS designs using SOCP is more suitable for the situation with lower aliasing errors at an expense of larger computational complexity, while our presented unconstrained and constrained minimax designs using SOCP is more suitable for the situation with lower computational complexity at an expense of larger aliasing errors.
In our future research, the next important exploration will be that how to control the finite word length such that a expected SFDR will still be satisfied after determining the optimum coefficients of digital FIR filters in BI-DAC. Moreover, we will explore the design of hardware circuit and the accomplishment of the parameterized digital FIR filters based on field programmable gate array(FPGA), and we will also evaluate and consider the hardware circuit cost. 
